

1 CONSIDERATIONS FOR THE DESIGN OF A REUSABLE SOC HARDWARE/SOFTWARE  
2 DEVELOPMENT BOARD

3 Authors: Jonah Probell and Andy Young, design engineers, Lexra, Inc.

4

5

---

6 A Hardware/Software Development board is useful throughout the product design cycle. The  
7 design cycle of modern SoC products typically includes an architectural design phase, a hardware  
8 design phase, and a software development phase. Design teams no longer treat these as  
9 consecutive, but execute them in parallel in order to meet time-to-market goals.

10

11 Hardware designers can often create rough RTL models in a matter of days. While verification and  
12 debug of the hardware may take weeks or months, once an RTL model is written, it can be  
13 implemented almost immediately in PLDs on a Development Board. This allows software  
14 developers to begin running code on a system, which may be connected to real-world external  
15 stimuli. Rapidly prototyping a working system can uncover architectural flaws and unexpected  
16 data flow bottlenecks.

17

18 While simulation is a valuable tool for design verification, it may be difficult or time consuming  
19 for a verification engineer to create an accurate transactor model to simulate the external stimuli  
20 that the SoC will encounter. A Hardware/Software Development Board allows the SoC prototype  
21 to be connected to real-world stimuli in the lab. For example, a networking device prototype could  
22 be connected to an Ethernet link or a DSP device prototype could be connected to a digital to  
23 analog or analog to digital converter.

24

25

---

26 The most useful configuration for a reusable Hardware/Software Development Board has exactly 2  
27 PLDs. This allows reused, pre-verified, or IP (such as a CPU) design blocks to be implemented in  
28 one device while the hardware under development is implemented and may be frequently updated  
29 in the second device during debug. Separating the two eliminates the risk of breaking stable pieces  
30 of the design as the volatile pieces are recompiled. This ensures a stable CPU configuration, which  
31 is important for software engineers, running code under development. Separating the infrequently  
32 and frequently compiled pieces of the system also allows for faster compile times for the pieces  
33 being debugged.

34

35 With the large (and increasing) amount of logic available in today's high-end PLDs, two can hold  
36 most SoC designs. While having three or more PLDs on a Development Board can increase total  
37 connectivity on the board, it is not usually worthwhile. The greater concern is interconnectivity  
38 between any two PLDs, which is limited by available pin count. Partitioning a design into an  
39 increasing number of pieces becomes more complex, and any fixed interconnection of three or  
40 more PLDs makes the development board in general less flexible.

41

42 Let's call the set of interconnections between the two PLDs the ProtoBus. Each ProtoBus net  
43 should have a header pin to which a scope, logic analyzer, or external device may connect. The  
44 ProtoBus nets may be used to implement a System bus or a CPU coprocessor interface between the  
45 two PLDs, or may be used for connecting to external input or output devices. The ProtoBus should  
46 also be connected to the I/O pins of a socket for a packaged ASIC. This can be used for testing

47 hardware within an ASIC test chip. Furthermore, the PLDs should be socketed for upward size  
48 migration as logically larger parts become available from the manufacturer.

49

50 <ProtoBus\_diagram\_here>

51

52 If time to market pressure and mask costs are not prohibitive, an ASIC test chip can be laid out  
53 prior to tape-out of the final SoC product. The choice of an ASIC test chip package and  
54 corresponding socket may be a difficult one. The package should be one that is readily available  
55 and a common industry standard. This will ensure that the same package can be reused for other  
56 designs. It should also have enough pins for all of the signals that will be brought in and out of the  
57 test chip. This is usually a greater number of signals than will exist in the final SoC package. The  
58 test chip package need not be the same as that planned for the final SoC, unless thermal or package  
59 performance effects are to be prototyped.

60

61 An ASIC test chip, containing the reusable piece of an SoC, can be valuable for a software  
62 development system. It allows software to be run at speed within the test chip since a PLD  
63 implementation typically cannot run at the speeds required of the final product. Flexible board  
64 design, which is important for a reusable development board, often requires decisions that cost  
65 speed on the board. For example, the connections to two PLD sockets, a test chip socket, and a  
66 header pin for each ProtoBus net each look like a stub, which can cause signal interference from  
67 signal reflections at high-speed. Though it may not be possible to run the test-chip external devices  
68 at the speed of the final system, the ability to run code at speed on the CPU within the test chip is  
69 valuable.

70

71 On-chip-debug, which is built into many embedded CPUs, is an invaluable tool for software  
72 development. A Hardware/Software Development Board should have an on-chip debug/trace  
73 connector attached to the CPU PLD. Also important for the bring-up of many modern SoC designs  
74 is a serial port, indicator LEDs, a PCI connector, DRAM, and ROM. Adding other memories or  
75 external interfaces for a particular SoC design will cost PLD pins and make the Development  
76 Board less useful for other designs.

77

78 For standard interfaces such as PCI or DRAM, it is advisable to have a direct connection to a PLD  
79 without sharing the interface signals over the ProtoBus. Though this takes PLD pins away from the  
80 ProtoBus these interfaces require such connections. Dedicated pins on one PLD for interfaces  
81 other than the ProtoBus mean non-ProtoBus pins will be available on the other PLD. Those pins,  
82 like the ProtoBus nets, can be connected to headers and used as an interface to an external device or  
83 for probing internal signals with a scope or logic analyzer.

84

85 Having a PCI card-edge connector on the board is particularly important because it allows for  
86 connections to numerous off-the-shelf interfaces. Even if it is not a part of the final design, an  
87 ethernet connection is invaluable for uploading large amounts of code or data under development.  
88 Furthermore, many SoC prototypes can benefit from a USB, FireWire, disk controller, video card,  
89 or any number of other such PCI devices.

90

---

91

92 While the ability to bring signals out of the chip is useful for hardware debug, it can also be a  
93 helpful tool for software characterization and optimization. A simple memory mapped device on  
94 the CPU's system bus can be used to toggle signals to probe points and/or LEDs on the board. By  
95 adding a single system bus write instruction, one can use the LED to determine if/when the loop is  
96 executed.

97

98 Turning the LED on at the beginning of a loop and off at the end can be used as an inexpensive,  
99 non-intrusive means of code profiling on the fly. One can use the LED's average intensity, or  
100 measure the duty cycle more accurately with an oscilloscope, to determine what percentage of time  
101 is spent in the loop. Multiple LEDs can be used to measure and compare time spent in various  
102 loops.

103

104

---

105 Early in the SoC design cycle a CPU implemented in the first PLD may be used by software  
106 developers to bring up an operating system while hardware engineers design devices such as  
107 system bus peripherals or coprocessors. Hardware engineers can use the ProtoBus headers as  
108 probe points for debugging their design while software engineers use the on-chip debug/trace  
109 connections to debug their code.

110

111 Once the operating system is booting and the peripheral hardware can interact properly with the  
112 CPU, software developers can begin writing application specific code that uses the peripheral  
113 hardware while the hardware designers debug hardware/software interaction problems with the  
114 peripheral blocks.

115

116 After the working system has been prototyped, the CPU and as much as possible of the peripherals  
117 can be implemented in an ASIC test chip. This can be plugged into the test chip socket on the  
118 development board and can be run at speed. The test chip may be designed to rely on peripherals  
119 implemented in the PLD. This is especially useful if the SoC prototype relies on peripherals such  
120 as memory controllers or a PCI bus interface, which may not exist in the final SoC.

121

122

---

123 Lexra, a leading provider of microprocessor IP, has designed a reusable Hardware/Software  
124 development board, which conforms to the guidelines described here. An SoC design team  
125 interested in purchasing such a board should contact their local Lexra sales office.

126

127 Waltham, Massachusetts: 781 899-5799 x600

128 San Jose, California: 408 573-1890 x601

129 e-mail: [sales@lexra.com](mailto:sales@lexra.com)